![]() One input of gate 3 is low “0”, so its output = 1, which is R = 1. When clk = 1 and D =1 then gate 4 output = 0 because R = 1. ![]() When clk = 0, then S = 1 and R = 1, which is hold state for NAND gate SR latch.
0 Comments
Leave a Reply. |
Details
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |